



IJITCE

ISSN 2347- 3657

International Journal of Information Technology & Computer Engineering

www.ijitce.com



Email : ijitce.editor@gmail.com or editor@ijitce.com

AN APPROXIMATE MULTIPLIER BASED ON ROUNDING FOR USE IN HIGH-SPEED, ENERGY-EFFICIENT DSP PROGRAMMS

Kapilavai Purushotham Raju

Master of Engineering Student

Department Of ECE

University College of engineering Osmania University

ABSTRACT- This paper proposes a rounding-based approximation multiplier (ROBA) that shifts two numbers to appropriately multiply them. Finding the best way to round a number using the sign detector's data was the main focus of this research. One hardware function for signed multiplication of two integers, another for forum signed multiplication of two integers, and a third for sign sets that indicate exact, accurate, and approximate multiplier values based on operands of values $a=b$, $a>b$, and a barrel shifter that multiplies the values according to the shifting formula to obtain the approximate value with less delay than various conventional multipliers can be used to implement this research. Digital signal processing, picture processing, and picture sharpening are some of the applications for this approximation multiplier with a rounding base. To use the ROBA multiplier, Approximation, reciprocating barrel applicator, compressors, tolerance for error, multipliers.

I. Introduction

The work's objective is to create an approximate multiplier[1] based on rounding by employing shifters. The rounding block is attached to the sign

detector. Values that have been rounded should be processed using a shifting operation, a koggee-stone adder and subtract or, assigned, and comparison of the outcomes of the simulation as well as the design and waveforms. Power, latency, space, area, and error rate are estimated for the proposed MAC unit using the ROBA multiplier, and its performance is compared to that of other existing multipliers such the Wallace, Dada, and ROBA multipliers. The suggested MAC unit using the ROBA multiplier offers the best output performance overall, with a delay of 3.08ns, 5.3mw of power consumption, and 2.9% relative error rate. In terms of energy [2] intake, approximation techniques in multipliers popularity on accumulation of partial products are crucial. In order to simplify the hardware, a broken array multiplier is implemented, which truncates the least significant bits of inputs when producing partial products. The suggested multiplier in partial product accumulation saves a few adder circuits. In Wallace tree multiplier is very useful hardware function that is used in digital circuit for multiplies two integers. In Wallace method the multiplication of two numbers is done by reducing the partial product matrix into a two- row matrix by a half adder, full adder, carry-save

adder and these two rows area fast carry propagate adder to produce the output product. In this Wallace tree method we used half adder for summation of 2 bit and used full adder for summation of 3 bit. For multiplicands of higher than 8 bits this advantage is more beneficial. Because the addition of partial products is low in Wallace tree and hence increase speed. Here each bit of each partial product is every column is added together by a set of counter used parallel so that is carry is propagated further. then this matrix is reduced[3] by another set of counter until arrow matrix generates. Busing ROBA multiplier to get approximate vale when multiply the two integer values and reduce the error rate, delay, power compared to existing multipliers.

II. LITRATURE SURVEY

Use of approximation adders in low-power digital signal processing by Raghunathan, and K. Roy was published in IEEE Trans. For portable multimedia devices using a variety of sign processing architectures and algorithms, low strength is a crucial need.

People can often learn something important from results that are just slightly off in most multimedia programmes. We no longer care about offering results that are 100% accurate as a result. Previous research in this field has benefited from errors' resilience through voltage overscaling and used computational and architectural techniques to avoid the following problems. In this paper, [4] a shared experience complexity reduction price at the transistor level is proposed as a feasible method for

capacitance's inherent good performance, our solutions produce noticeably shorter critical routes, enabling voltage scalability.

III. EXISITNG METHOD ROBAMULTIPLIER

A. Hardware Implementation of ROBA Multiplier.




Figure 1:.Block Diagram of ROBA multiplier

The following guidelines should be kept in mind for the unique image of Vd-Orig shown in Fig. 3. Images that have been sharpened using the second method are also included, along with details on the S- ROBA and AS-ROBA multipliers that were used. Figure 3(b)-(d). Figure 3(b)-(d) [5] suggests that the bitterness introduced by the polishing process may not be immediately apparent. Then, at that point, an underlying likeness file metric (MSSIM [20]) is proposed in light of the pinnacle signal-to-commotion proportion (PSNR) of the honed pictures for the two cleaning lattices for seven pictures. It is important to note that the aforementioned PSNRs are calculated just by analysing the captured sharpened picture with the correct multipliers.

It's that time again. Input (output) image pixel located at coordinates (i, j) is represented by $(X(i, j))[Y(i, j) \text{ Mask}]$. For smoothing, a nn matrix of coefficients is supplied by.

$$\text{Mask}_{\text{smoothing}} = \begin{bmatrix} 1 & 1 & 1 & 1 & 1 \\ 1 & 4 & 4 & 4 & 4 \\ 1 & 4 & 12 & 4 & 7 \\ 1 & 4 & 4 & 4 & 4 \\ 1 & 1 & 1 & 1 & 1 \end{bmatrix} \dots\dots(5,6)$$

Since each coefficient is strong, each of the three ROBA multiplier topologies generates output pictures of high quality. For the seven photos being evaluated using the noteworthy multiplier,[6] Table IX shows the PSNR and MSSIM of the smoothing technique utilizing the recently referenced derived multiplier systems. The discoveries show that all PSNRs (MSSIMs) are higher than 40 (0. 989), indicating a slight error in the suggested multiplier. The ROBA's output is superior to that of the DRUM6 and Mitchell multipliers in every benchmark image. The DSM8 multiplier, on the other hand, offers the great outcome superb, exactly as the beautification software.

IV. PROPOSED METHOD RESULTS

A. RTL Schematic of ROBA Multiplier




Figure 2:RTL Schematic of ROBA Multiplier is 8 bit

In figure shown above ROBA Multiplier is 8bit data it multiply the 8 bit for two integer values to get 16bit data.

A. Technology View Of The ROBA

Multiplier:

As per shown above contains the blocks are sign detector, rounding, shifters, koggestoneadder, subtractor, sign set.




Figure 3:Technology View Of the ROBA Multiplier

B. Simulation Result of Signed Multiplication For ROBA Multiplier:




Figure 4:Simulation Result Of signed For ROBA Multiplier

Calculation:

Roba for signed multiplication

$$A=-35; B=47 \text{ Rounded } Ar=36; \text{ rounded } Br=47$$

Mathematical operation of roba multiplier is given by

$$A*B=(Ar*B)+(Br*A)-(Ar*Br) \text{ aftershifting operation Then } (36*47) = (36*47)+(47*-35)-(36*47)1645=1645$$

C. Simulation Result of Unsigned Multiplication for ROBA Multiplier:




Figure 5:Simulation Result Signed Multiplication for ROBA Multiplier

D. Roba for unsigned calculation:

A=86; B=27Rounded Ar=64; rounded Br=27

Mathematical operation of roba multiplier is given by

$*B=(Ar*B)+(Br*A)-(Ar*Br)$ after shifting operation

Then

$$(86*27) = (64*27)+(27*86)-(64*27)2322=2322$$

E. Timing Report Analysis of ROBA Multiplier:



Figure 6:Timing Report Analysis of ROBA Multiplier To get the result with less delay for 5.223ns by performing ROBA multiplier

F. Power Report Analysis of ROBA Multiplier:




Figure 7:Power Report Analysis Of RobaPower report for roba multiplier is 324.78mw .Inuput output thermal power dissipation is 21.80mw.

G. Aging Aware Multiplier Output of Schematic View 16*16 Wallace TreeMultiplier




Figure 8: Normal 16x16 Multiplier Schematic Diagram

The inputs are aging aware multiplier is 16 bit and get the 16 bit data output with respect gating,multiplexer, aging indicater blocks to be performed.

H. Simulation Result of Wallace Tree Multiplier Using Aging Aware Multiplier:




Figure 9:Simulation Result Of Wallace Tree Multiplier 16*16 using Aging AwareMultiplier

I. Schematic View of The Column Multiplier:




Figure 10:Schematic View Of The Column Multiplier

A multiplier that skips across four columns. Assuming the inputs are 10102 * 11112, we can see that the supply bit from the top-right FA and the partial product aibi are both zero for the FAs in the first and 1/three diagonals. As a result, the sum bit at the output of the adders is equivalent to zero since the output occurs on all diagonals.Its true output is the sum of its

system-on-chip,” in Proc. 8th Int. Workshop Reconfigurable Commun.- Centric Syst.- Chip, 2013, pp.1– 6.

[3]. S. Narayanamoorthy, H. A. Moghaddam, Z. Liu, T. Park, and N. S. Kim, “Energy-efficient accurate multiplication for digital signal processing and classification applications,” *IEEE Trans. Very Large Scale Integr. (VLSI) Syst.*, vol. 23, no. 6, pp. 1180–1184, Jun. 2015.

[4]. D. R. Kelly, B. J. Phillips, and S. Al-Sarawi, “Accurate signed binary integer multipliers for arithmetic data value speculation,” in Proc. Conf. Design Archit. Signal Image Process., 2009, pp.97–10.

[5]. A.B. Kahng and S.Kang,”Accuracy-configurable adder for accurate arithmetic designs,” in Proc 49th Design Autom Conf (DAC), Jun 2012, pp.820- 825.

[6]. S. Deepak, B J kaliath,”Optimized MAC unit Design”.*Electron devices and solid state circuit IEEE international conference on 2012.*

[7]. P. Siva Nagendra Reddy and M. Saraswathi,” Design and Implementation of FPGA based 64-bit MAC Unit using VEDIC Multiplier and Reversible Logic Gates, *Indian Journal of Science and Technology*, Vol10(3),DOI:10.17 485/ijst/2017/v10i3/109413, January 2017.

[8] S. Deepak, B J kaliath,”Optimized MAC unitDesign”.*Electron devices and solid state circuit IEEEinternational conference on 2012.*