[1]
2019. FRONT DESIGN AND IMPLEMENTATION OF HIGH SPEED HYBRID DUAL D-FIFO-FF (FLIP-FLOP) SYNCHRONIZER USING VERILOG. International Journal of Information Technology and Computer Engineering. 7, 4 (Dec. 2019), 84–98.