Verilog-Based Simulation of Phase Estimation Block for Range-Doppler Processing in SAR Radar Imaging Systems. IJITCE 2026, 14 (1), 234-244. https://doi.org/10.62647/IJITCEV14I1PP234-244.