“FRONT DESIGN AND IMPLEMENTATION OF HIGH SPEED HYBRID DUAL D-FIFO-FF (FLIP-FLOP) SYNCHRONIZER USING VERILOG”. 2019. International Journal of Information Technology and Computer Engineering 7 (4): 84-98. https://ijitce.org/index.php/ijitce/article/view/123.