“Verilog-Based Simulation of Phase Estimation Block for Range-Doppler Processing in SAR/Radar Imaging Systems”, IJITCE, vol. 14, no. 1, pp. 234–244, Feb. 2026, doi: 10.62647/IJITCEV14I1PP234-244.