“FRONT DESIGN AND IMPLEMENTATION OF HIGH SPEED HYBRID DUAL D-FIFO-FF (FLIP-FLOP) SYNCHRONIZER USING VERILOG”. International Journal of Information Technology and Computer Engineering, vol. 7, no. 4, Dec. 2019, pp. 84-98, https://ijitce.org/index.php/ijitce/article/view/123.