Verilog-Based Simulation of Phase Estimation Block for Range-Doppler Processing in SAR/Radar Imaging Systems. IJITCE [Internet]. 2026 Feb. 9 [cited 2026 Feb. 13];14(1):234-4. Available from: https://ijitce.org/index.php/ijitce/article/view/1576